This is the Exclusive kind of browse cycle implicitly resolved to the interrupt controller, which returns an interrupt vector. The 32-bit handle area is ignored. Just one achievable implementation is to produce an interrupt admit cycle on an ISA bus employing a PCI/ISA bus bridge. Just about every Web site https://nathanlabsadvisory.com/iso-27001-information-security/